

FIGURE 1






FIGURE 2

\_\_\_

0.18um LV XPM FPGA CELL OPERATION


		VBL	VBLR	VWL		PROGRAM	] _ 301
PROGRAM	SC/SR	8	3.3	0		YES	303
	SC/UR	8	3.3	3.3		NO	305 305
	UC/SR	0	0	0		NO	307 - 307
	UC/UR	0	0	3.3		NO	$P_{mod}$
						SENSE CURRENT	309 <i>–</i>
READ	SC/SR	1.8 - 3.3	1.8	0		YES	311
	SC/UR	1.8 - 3.3	1.8	1.8		NO	313
	UC/SR	0	0	0		NO	315
	UC/UR	0	0	1.8		NO	h 212
							317 ے ا
OPERATION		1.8	0 - 0.8	0			۳" ۲

## FIGURE 3

0.18um IO XPM FPGA CELL OPERATION

		VBL	VBR	VWL	PROGRAM	<u> </u>
PROGRAM	SC/SR	8	3.3	0	YES	`
	SC/UR	8	3.3	3.3	NO S	` کر 40 کے
	UC/SR	0	0	0	NO	رت 41 س
	UC/UR	0	0	3.3	NO	} ¬
					SENSE CURRENT	4 س
READ	SC/SR	3.3	3.3	0	YES	ح 4 ے
	SC/UR	3.3	3.3	3.3	NO J	ۍ 4 ح
	UC/SR	0	0	0	NO S	ۍ 4 ح
	UC/UR	0	0	3.3	NO	, ,
						4 ے
OPERATION		3.3	0.3 - 0.8	0	YES	٠ ر

FIGURE 4



## FIGURE 5

## DYNAMIC XPM FPGA CELL OPERATION

				VWL(1)	<b>V</b> WL(0)
WRITE OR REFRESHING BY COLUMNS	SC	$V_{cc}$	0	$V_{cc}$	0
	UC	0	0	V <sub>cc</sub>	0

<sup>\*</sup>SC-SELECTED COLUMN; UC-UNSELECTED COLUMN

## FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11